ViewTube

In this project, I demonstrate an RFID-based door lock system using the DE0-Nano FPGA and the RC522 RFID module.

Hey everyone, My name is Dr. Paul Kerstetter, and today I want to talk about a common question: How fast is my FPGA?

Most people think High-Frequency Trading is all C++, but Jane Street trades billions daily using a "niche" language: OCaml. Why?

This video is the first part of an FPGA Design Series focusing on the CORDIC (Coordinate Rotation Digital Computer) algorithm ...

RISC-Q Project: https://www.cs.umd.edu/~xwu/risc-q.html.

FPGA development live stream: Tying off some loose ends - getting ping working finally.

18th IEEE MCSoC 2025 - Regular Presentation.

By the end of this video, viewers will understand how memory, control logic, and arithmetic units are combined in FPGA to build a ...

Building a Full Adder the Smart Way in Verilog! In this video, we design a 1-bit Full Adder using two Half Adders in Verilog HDL, ...

The core concepts of DMA and why it's a game-changer for speed. ✓ Setting up your development environment (tools & software) ...

In this second video of the FPGA Design Series, we present a complete implementation of a UART Receiver on FPGA using ...

Use matlab hdlworkflow advisor for fpga code generation and programming.

In this video, we move to Part 2 of the Hamming Code Encoder and Decoder project, where we focus on Verilog RTL ...

Learn how to master hardware interrupts on the Zynq-7000 SoC! In this video, I take you through the complete flow of ...

In this video, we cover how to use the arithmetic IP cores from Sections 1.1 through 1.3 of the course curriculum. These IP cores ...

In this video, we design and verify a Round Robin Arbiter using SystemVerilog — a fundamental digital design block used in ...

Welcome to the HDLBits Complete Practice Series — where we solve 182 Verilog problems step by step, from beginner to ...

Thinking of a career in VLSI Design Verification (DV) but not sure where to start? This free DV demo by Semicon Technolabs ...

FPGA-based Prime Number Checker & RAM Controller implementation on DE0-CV using Verilog.

Welcome to the HDLBits Complete Practice Series — where we solve 182 Verilog problems step by step, from beginner to ...