ViewTube

ViewTube
Sign inSign upSubscriptions
Filters

Upload date

Type

Duration

Sort by

Features

Reset

8 results

Explore VLSI
verilog code for 2:1 Mux in behavioural modeling #verilog #rtldesign #explorevlsi

... end to end the always block then end module to end that complete module this is my behavioral code for a 2 is to1 multiplexer.

1:00
verilog code for 2:1 Mux in behavioural modeling #verilog #rtldesign #explorevlsi

1,725 views

4 months ago

Electronics techie_T
VERILOG CODE EXPLANATION FOR 4:1 MUX

What you'll learn: Basics of 4x1 Multiplexer Truth Table of 4:1 MUX Verilog code explanation (structural/behavioral style) ...

9:58
VERILOG CODE EXPLANATION FOR 4:1 MUX

83 views

4 months ago

Magical Whiteboard Educational Channel
Design 4:1 Multiplexer Step by Step Explanation | MUX truth table, Circuit Diagram #computerscience

Design 4:1 Multiplexer Step by Step Explanation | MUX truth table, Circuit Diagram #computerscience 4 to 1 multiplexer, 4:1 mux, ...

3:00
Design 4:1 Multiplexer Step by Step Explanation | MUX truth table, Circuit Diagram #computerscience

36,285 views

5 months ago

EE-Vibes (Electrical Engineering Lessons)
Vivado Tutorial: Design of 4 to 1 Line MUX using 2 to 1 Line MUX

Vivado Tutorial: Design of 4 to 1 Line MUX using 2 to 1 Line MUX | Verilog HDL | Digital Logic Design Welcome to this ...

12:27
Vivado Tutorial: Design of 4 to 1 Line MUX using 2 to 1 Line MUX

85 views

4 weeks ago

The Hardware Developer
How to Implement Multiplexer on FPGA | 100 Days of FPGA

In this video, I explain how to implement a Multiplexer (MUX) on an FPGA. The MUX is one of the fundamental building blocks in ...

17:10
How to Implement Multiplexer on FPGA | 100 Days of FPGA

267 views

2 months ago

VLSI Simplified
Design of 4X1 Mux with different Design Styles

Video Title: Design of 4x1 Multiplexer (MUX) using Different Design Styles | Digital Electronics Description: In this video, we ...

14:47
Design of 4X1 Mux with different Design Styles

75 views

3 months ago

Rajeev Gurukul
#logic diagram 4:1 multiplexer
0:16
#logic diagram 4:1 multiplexer

12,935 views

7 months ago

VLSI For You
#49 4 Bit Up Down  Counter | Verilog Design and Testbench Code | VLSI in Tamil

This video contains 4 bit #updown #counter #verilog design and #testbench code D Flip Flop https://youtu.be/mzPR-16JBmI JK ...

9:46
#49 4 Bit Up Down Counter | Verilog Design and Testbench Code | VLSI in Tamil

1,850 views

11 months ago